

March 2008

NC7SZ86 TinyLogic[®] UHS 2-Input Exclusive-OR Gate

Features

- Space saving SOT23 or SC70 5-lead package
- Ultra small MicroPak[™] leadless package
- Ultra High Speed; t_{PD} 2.9ns typ. into 50pF at 5V V_{CC}
- High Output Drive; ± 24mA at 3V V_{CC}
- Broad V_{CC} Operating Range; 1.65V to 5.5V
- Matches the performance of LCX when operated at 3.3V
- Power down high impedance inputs/output
- Overvoltage tolerant inputs facilitate 5V to 3V translation
- Patented noise/EMI reduction circuitry implemented

General Description

The NC7SZ86 is a single 2-Input Exclusive-OR Gate from Fairchild's Ultra High Speed Series of TinyLogic[®]. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad V_{CC} operating range. The device is specified to operate over the 1.65V to 5.5V V_{CC} range. The inputs and output are high impedance when V_{CC} is 0V. Inputs tolerate voltages up to 6V independent of V_{CC} operating voltage.

Ordering Information


-				
Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7SZ86M5X	MA05B	7Z86	5-Lead SOT23, JEDEC MO-178, 1.6mm	3k Units on Tape and Reel
NC7SZ86P5X	MAA05A	Z86	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Reel
NC7SZ86L6X	MAC06A	B3	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.


All packages are lead free per JEDEC: J-STD-020B standard.

Connection Diagram

Pin Assignments for SC70 and SOT23




Pad Assignments for MicroPak



(Top Thru View)

Pin Description

Pin Names	Description
A, B	Input
Y	Output
NC	No Connect



Function Table

 $\mathbf{Y} = \mathbf{A} \oplus \mathbf{B}$

Inp	Inputs					
A	В	Y				
L	L	L				
L	Н	Н				
Н	L	Н				
Н	Н	L				

H = HIGH Logic Level

L = LOW Logic Level

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	-0.5V to +6V
V _{IN}	DC Input Voltage	-0.5V to +6V
V _{OUT}	DC Output Voltage	-0.5V to +6V
IIK	DC Input Diode Current @ $V_{IN} < -0.5V$ @ $V_{IN} > 6V$	–50mA +20mA
I _{OK}	DC Output Diode Current @ $V_{OUT} < -0.5V$ @ $V_{OUT} > 6V, V_{CC} = GND$	–50mA +20mA
I _{OUT}	DC Output Current	±50mA
I _{CC} /I _{GND}	DC V _{CC} /GND Current	±50mA
T _{STG}	Storage Temperature	–65°C to +150°C
TJ	Junction Temperature under Bias	150°C
TL	Junction Lead Temperature (Soldering, 10 seconds)	260°C
P _D	Power Dissipation @ +85°C SOT23-5 SC70-5	200mW 150mW

Recommended Operating Conditions⁽¹⁾

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage Operation	1.65V to 5.5V
V _{CC}	Supply Voltage Data Retention	1.5V to 5.5V
V _{IN}	Input Voltage	0V to 5.5V
V _{OUT}	Output Voltage	0V to V _{CC}
T _A	Operating Temperature	-40°C to +85°C
t _r , t _f	Input Rise and Fall Time $V_{CC} @ 1.8V, 2.5V \pm 0.2V$ $V_{CC} @ 3.3V \pm 0.3V$ $V_{CC} @ 5.0V \pm 0.5V$	0ns/V to 20ns/V 0ns/V to 10ns/V 0ns/V to 5ns/V
θ _{JA}	Thermal Resistance SOT23-5 SC70-5	300°C/W 425°C/W

Notes:

1. Unused inputs must be held HIGH or LOW. They may not float.


					TA	(= +2 5	°C	$T_A = -40^{\circ}C$	C to +85°C	
Symbol	Parameter	V _{CC} (V)	Con	ditions	Min. Typ.		Max.	Min. Max		Unit
VIH	HIGH Level	1.65–1.95			0.75 x V _{CC}			0.75 x V _{CC}		V
	Input Voltage	2.3–5.5			0.7 x V _{CC}			0.7 x V _{CC}		İ
V _{IL}	LOW Level Input	1.65–1.95					0.25 x V _{CC}		0.25 x V _{CC}	V
	Voltage	2.3–5.5					0.3 x V _{CC}		0.3 x V _{CC}	
V _{OH}	HIGH Level	1.65	$V_{IN} = V_{IH},$	I _{OH} = -100µA	1.55	1.65		1.55		V
	Output Voltage	1.8	VIL		1.7	1.8		1.7		
		2.3			2.2	2.3		2.2		
		3.0			2.9	3.0		2.9		
		4.5			4.4	4.5		4.4		
		1.65		I _{OH} = -4mA	1.29	1.52		1.29		
		2.3		I _{OH} =8mA	1.9	2.15		1.9		
		3.0		I _{OH} = -16mA	2.4	2.80		2.4		
		3.0		$I_{OH} = -24mA$	2.3	2.68		2.3		
		4.5		I _{OH} = -32mA	3.8	4.20		3.8		
V _{OL}	LOW Level	1.65	$V_{IN} = V_{IH}$	I _{OL} = 100μA		0.0	0.1		0.1	V
	Output Voltage	1.8	or V _{IL}			0.0	0.1		0.1	
		2.3				0.0	0.1		0.1	
		3.0				0.0	0.1		0.1	
		4.5				0.0	0.1		0.1	
		1.65		$I_{OL} = 4mA$		0.08	0.24		0.24	1
		2.3		I _{OL} = 8mA		0.10	0.3		0.3	
		3.0		I _{OL} = 16mA		0.15	0.4		0.4	
		3.0]	$I_{OL} = 24mA$		0.22	0.55		0.55	
		4.5		I _{OL} = 32mA		0.22	0.55		0.55	
I _{IN}	Input Leakage Current	0–5.5	V _{IN} = 5.5V,	GND			±1		±10	μA
I _{OFF}	Power Off Leakage Current	0.0	V_{IN} or $V_{OUT} = 5.5V$				1		10	μA
I _{CC}	Quiescent Supply Current	1.65–5.5	V _{IN} = 5.5V,	GND			2.0		20	μA

						T _A = - to +3	-40°C 85°C		Figure	
Symbol	Parameter	V _{CC} (V)	Conditions	Min.	Тур.	Max.	Min.	Max.	Units	Number
t _{PLH} , t _{PHL}	Propagation Delay	1.65	C _L = 15pF,	2.0	6.9	13.8	2.0	14.5	ns	Figure 1
			$R_L = 1M\Omega$	2.0	5.7	11.5	2.0	12		Figure 3
		2.5 ± 0.2		0.8	3.8	8.0	0.8	8.5		
		3.3 ± 0.3		0.5	3.0	5.7	0.5	6.0		
		5.0 ± 0.5		0.5	2.4	5.0	0.5	5.4		
t _{PLH,} t _{PHL}	Propagation Delay	3.3 ± 0.3	$C_L = 50 pF$,	1.5	3.5	6.2	1.5	6.5	ns	Figure 1
		5.0 ± 0.5	$R_L = 500\Omega$	0.8	2.9	5.4	1.0	5.8		Figure 3
C _{IN}	Input Capacitance	0			4				pF	
C _{PD}	Power Dissipation	3.3	(2)		25				pF	Figure 2
	Capacitance	5.0	1		31					

Note:

2. C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. (See Figure 2.) C_{PD} is related to I_{CCD} dynamic operating current by the expression: I_{CCD} = (C_{PD})(V_{CC})(f_{IN}) +(I_{CC}static).

AC Loading and Waveforms




Tape and Reel Specifications

Tape Format for SC70 and SOT23

Package Designator	Tape Section	Number Cavities	Cavity Status	Cover Tape Status
M5X, P5X	Leader (Start End)	125 (typ.)	Empty	Sealed
	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ.)	Empty	Sealed

Tape Dimensions inches (millimeters)




Package **Tape Size** Dim A Dim B Dim F Dim K_o Dim P1 **Dim W** SC70-5 0.093 0.138 ± 0.004 0.053 ± 0.004 0.157 0.315 ± 0.004 8mm 0.096 (2.35)(2.45) (3.5 ± 0.10) (1.35 ± 0.10) (8 ± 0.1) (4) 0.130 0.130 0.157 SOT23-5 0.138 ± 0.002 0.055 ± 0.004 0.315 ± 0.012 8mm (3.3)(3.3) (3.5 ± 0.05) (1.4 ± 0.11) (4) (8 ± 0.3)

BEND RADIUS NOT TO SCALE

Tape and Reel Specifications (Continued)

Tape Format for MicroPak


Package Designator	Tape Section	Number Cavities	Cavity Status	Cover Tape Status
L6X	Leader (Start End)	125 (typ.)	Empty	Sealed
	Carrier	5000	Filled	Sealed
	Trailer (Hub End)	75 (typ.)	Empty	Sealed




Tape Size	Α	В	С	D	Ν	W1	W2	W3
8mm	7.0	0.059	0.512	0.795	2.165	0.331 + 0.059/-0.000	0.567	W1 + 0.078/-0.039
	(177.8)	(1.50)	(13.00)	(20.20)	(55.00)	(8.40 + 1.50/-0.00)	(14.40)	(W1 + 2.00/–1.00)


©1996 Fairchild Semiconductor Corporation NC7SZ86 Rev. 1.11.0






Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <u>http://www.fairchildsemi.com/packaging/</u>





Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <u>http://www.fairchildsemi.com/packaging/</u>





SEMICONDUCTOR

TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

ACE $x^{@}$ Build it Now TM CorePLUS TM CROSSVOLT TM CTL TM Current Transfer Logic TM EcoSPARK [®] EZSWITCH TM * $\overrightarrow{F}^{@}$ Fairchild [®] Fairchild [®]	FPS [™] FRFET [®] Global Power Resource SM Green FPS [™] e-Series [™] GTO [™] <i>i-Lo[™]</i> IntelliMAX [™] ISOPLANAR [™] MegaBuck [™] MICROCOUPLER [™] MicroFET [™] MicroFET [™] MicroPak [™] MillerDrive [™] Motion-SPM [™] OPTOLOGIC [®] OPTOPLANAR [®]	PDP-SPM™ Power220® POWEREDGE® Power-SPM™ PowerTrench® Programmable Active Droop™ QFET® QS™ QT Optoelectronics™ Quiet Series™ RapidConfigure™ SMART START™ SPM® STEALTH™ SuperFET™ SuperFET™ SuperSOT™6	SupreMOS [™] SyncFET [™] Egeneral The Power Franchise [®] TinyBoost [™] TinyBoost [™] TinyBoost [™] TinyBuck [™] TinyLogic [®] TINYOPTO [™] TinyPower [™] TinyPower [™] TinyPWM [™] TinyWire [™] µSerDes [™] UHC [®] Ultra FRFET [™]
FastvCore™	OPTOPLANAR [®]	SuperSOT™6	UniFET™
FlashWriter ^{®*}		SuperSOT™8	VCX™

* EZSWITCH™ and FlashWriter[®] are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

PRODUCT STATUS DEFINITIONS